A Micropower Self-Clocked Camera-on-a-Chip

نویسندگان

  • Kwang-Bo Cho
  • Alexander Krymski
  • Eric R. Fossum
چکیده

This paper addresses the development of a micropower 176 x 144 CMOS active pixel image sensor that dissipates one-to-two orders of magnitude less power than current state of the art CMOS image sensors. The chip operates from a 1.5 V voltage source and the power consumption measured for the chip running from an internal 25.2 MHz clock yielding 30 frames per second is about 550 μW. This amount enables the sensor to be run from a watch battery. It is believed that this chip is the world’s lowest power image sensor and the first image sensor designed for a watch battery operation. The camera-on-a-chip operates as a self-clocked 3-pin sensor (GND, VDD (1.2 1.7 V), and DATAOUT). The die occupies 4 mm of silicon.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Micropower Analogue Building Blocks for Template Matching in Implantable Devices

The design of analogue low power VLSI building block is very important for implantable devices, like cochlear implants and implantable cardioverter deebril-lators(ICD). In this paper we describe the micropower analogue building blocks for implementing the template matcher used for intracardiac electrogram (ICEG) clas-siication and data compression in an ICD. These blocks were fabricated using O...

متن کامل

WP 22.1 A Micropower Programmable DSP Powered using a MEMS-based Vibration-to-Electric Energy Converter

An ultra-low-power programmable DSP for sensor applications enables systems to be powered by ambient vibration. The three-chip system shown in Figure 22.1.1 consists of a MEMS transducer that converts vibration to a voltage delivered to a conversion IC. The conversion IC creates a stable power supply that provides energy to the sensor DSP load. The system exploits ambient mechanical vibration a...

متن کامل

A Micropower Learning Vector Quantizer for Parallel Analog-to-digital Data Compression

An analog VLSI architecture for learning vector quantization (LVQ), with on-chip adaptation and dynamic storage of the analog templates, is presented. The architecture extends to Fuzzy ART and Kohonen self-organizing maps through digital programming. The analog memory and adaptive element of the LVQ cell comprise 6 MOS transistors and one capacitor, and provide for robust selfrefresh of the dyn...

متن کامل

Analysis of Variability-Tolerance in Chip-Multiprocessors

Spatially-correlated intra-die process variations cause significant core-to-core frequency variations in chip-multiprocessors. An analytical model of chip-multiprocessor throughput is extended to model designs using frequency islands. The improved variabilitytolerance of such designs over globally-clocked ones is quantified across a range of core counts and sizes under constant die area. The be...

متن کامل

Low-power DV encoder architecture for digital CMOS camcorder

A low-power, large-scale parallel digital video (DV) [1] encoder architecture for a single-chip digital CMOS video camera is discussed in this paper. This architecture is based on the single chip CMOS camera MPEG-2 encoder architecture proposed in [2] with an emphasis on formatting and streaming of the compressed data. The architecture proposed here supports the 625/25 format of 720x576 pixels ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001